Clocks and Timers Timing considerations in VHDL-based Design FiniteState Machine